SonicsExpress provides a high bandwidth OCP2 bridge between two clock domains, with optional voltage domain isolation. The high degree of configurability allows developers to create the exact instantiation necessary to deliver the required bandwidth, while minimizing the size of the bridge.

SonicsExpress maintains transaction integrity for any ratio of initiator and target port clock frequencies. The bridge permits full peak bandwidth utilization on both ports and maintains sustainable bandwidth utilization on the fast port that matches the peak bandwidth available on the slow port.

Designed to support both single threaded and multi-threaded configurations, SonicsExpress allows multi-threaded bridges to be configured to operate in either blocking or non-blocking mode. In addition, the thresholds for blocking behavior can be set to make it statistically unlikely to occur. Since clock boundary crossings often coincide with power domain crossings, tactical cells instantiated on the signals that cross the asynchronous boundary address voltage level shifting and isolation. Tactical cells allow these blocks to be mapped to their own technology library.

While maintaining good synchronous design practices such as qualifying all vectors with validity handshaking protocols, SonicsExpress minimizes fall-through latency for an asynchronous crossing. All handshaking signals are driven directly from flops to avoid hazard switching and all handshake type signals being received across the asynchronous boundary are double-rank synchronized to minimize the likelihood of metastability. All signals that are not double-rank synchronized are registered immediately in the receiving domain to minimize and localize false timing paths that might complicate synthesis and test. Only the rising edges of clocks are used.